Abstract-In the field of modern wireless communication, there are mainly some technologies that provide solutions to the wireless data transmission network, such as: GSM, CDMA, 3G, Wi-Fi. These solutions make network work with high efficiency and good quality, but still with high cost. So it was difficulty in popularizing in with low cost and at the circumstance of infrastureless or infrastructure destruction. According to this situation, in this paper, the key components of the Information Terminal and the wireless receiving modules on the data collection and wireless transmission network were designed with the principle of transceiver nRF905 and 51 series of single-chip computer as the core hardware, besides, combining with the current technology on the Wireless Ad Hoc Networks, a short-rang wireless data sampling and transmission network was putting up , which provides a low-powered and high-performance wireless data communication system, works in the ISM (Industrial Scientific Medical )Band. Then, an available solution to the wireless data communications was put forward, and this solution was good at stronger real-time response, higher reliability requirement and smaller data amount. Through software and hardware debugging and actual measuring, this system based on our solution had work well, reached the expected goal and been already successfully applied to Wireless vehicle System.
II. SYSTEM IMPLEMENTATION MODEL

A. System Model
As a point to multi-points multi-mission wireless communication system, it consists of one central monitoring system (CMS) and Multiple Remote Terminal Units (RTU) (figure 1). In fact, this remote terminal unit is some kind of removable stations which can communicate with other stations in the process of motion. Furthermore, the CMS communicate with RTU in bidirectional way.
In the next part, some pivotal segment on software and hardware of the information terminal and control center was designed. 
B. Reference Model
The system in this paper is designed based on the first layer (the physical layer) and the second layer (the data link layer) of the architecture of OSI/RM (Open Systems Interconnection Reference Model) that the ISO (International Organization for Standardization) proposed, such as figure 2. The function of the physical layer is finished through constructing the circuit and special chips. Otherwise, communication protocols in the data link layer are realized by software. 
Ⅲ.THE HARDWARE DESIGN OF THE SYSTEM
For the sake of the convenience of design, maintenance and update, some hardware circuit cell and node was divided into some different module according to functional and electric characteristic. There are RF Transceiver module [5] , controlling and dealing module, Universal Serial interface module, data buffer and storage module and multifunctional power management module in the basic structure (Figure 2 ). 
A. Transceiver and receiving Module
In the process of sending, the data package should been Modulated with High frequency and sent to object RF Transmitting module, in the process of receiving, the high frequency signal have been demodulated to original data package through the RF receiver module.
NRF905 [5] is the key of RF Transceiver module whose frequency is 16MHz Crystal Oscillator. NRF905 can receive the RF signal by Printed Antenna, but this module adopts the external antenna and Filter Circuits in order to improve the receiver sensitivity and anti-jamming ability.
B. Controlling and Treating modue
The controlling and treating module consists of MCU and external circuit, it have two functions: one made all module's working under control and harmony; the other function is treating and transmitting the data got from interface, such as router processing, data packaging, verification and repeating request.
Module's key MCU is 51 series microprocessor, and considering the industrial function, the WINBOND 78LE546] 7] was applied in this practical experiment because of it's good capability in 8-bit CMOS microprocessor, compatibility with 2.4-5.5V wide voltage electric supply, 256Bytes embedded RAM, 16KB Flash EPROM and 64KB addressing space, four 8 Bit standard I/O interfaces, one standard I/O dual serial interface.
The Crystal Oscillator frequency of SCM is 22.1184MHz, and the electric power is 3.3V to adapting to nRF905 logical level in wireless transceiver chip. The impending PIN was protected by connecting with VCC to keeping its stability. The specific connection between MCU and all modules is described in TABLAE 1. 
C. Multifunctional Electric Power Management Module
The most remarkable characteristic is compatibility with 8-24V wide voltage electric supply including CMOS power and TTL power, respectively in 5V and 3.3V, which provided all modules with the suitable and stable power. Meanwhile, it means so much in energy source saving because of its electronic switch. The power supply transfer chip C851414 and AS-1117-3.3 is the primary ingredient in this module. The C851414 made the electric voltage transfer from 8V to 24V, then, the AS-1117-3.3 made it from 5V to 3.3V. Furthermore, suitable filter capacitance and inductance was introduced to make power's ripple characteristic perfect as possible.
D. Universal Serial Interface Module
The main function of Universal Serial interface module is connecting universal terminal equipment, such as signal output equipment or analog collection equipment with AD transfer. At the same time, it provides entrance to the computer terminal data exchange through universal RS232 serial interface.
E. Data Buffer and Storage Module
It has two kinds of function, one is data buffer, the other is data storage, respectively performed by 32KByte RAM and 16KByte EEPROM. Data buffer district supervise buffering some temporary data, such as transmit data, waiting data. Data storage district supervise some fixed data memory, such as router data, local host, local address and some renewed data for power-off protective.
F. High Frequency Shielding Protecting Moudule
In order to prevent electromagnetic interference from environment, circuit in our designing system is protected with metal enclosure. At the same time, preventing the digital circuit interfere from the radio frequency circuit in the system, we placed the two circuits in different isolated bin, such as figure 3. There is a small hole with diameter less than 1/4 wavelength in the metal box side, which is either easy to pass the line or prevent the electromagnetic wave from getting in it.
Ⅳ.SYSTEM SOFTWARE DESIGN
The realization of system performance depends on its effective and reasonable software control. The design of this software is on the basis of the hardware environment to development a wireless network protocol that have functions as data transmission, avoiding conflict, the retransmission when error occurs, and overtime retry, in order to achieve the design goal. The entire network is composed of a host and many scattered terminals, each terminal must have a wireless transceiver node (this system adopts nRF905 single-chip RF transceiver), any nodes of the entire wireless network has a unique identified address which is composed of an unique identified terminal. For convenience's sake, each terminal wireless transceiver node addresses of the actual system is set by ourselves (4 bytes).
In order to improve the reliability of the system, the protocol is designed as stop-wait mode. In data link layer, the send process is roughly as follow. Firstly, the data sources send a connection request to the data targets, and it will transfer data after the data sources respond. Then wait for response from data target after each transmission. If the response is correct, another transmission will start. After all the data transmission is done, the data source will send a request to release channel resources, the transmission is finished when the response from the target is received. The receive process is as follow: the data target will receive data after give a response to the source, and will give a effective or uneffective response, until receive a demolition request. Then, save the data and send a response to end the entire process.
A. The Define of Address Field and Frame Format
We defined the frame format based the above transceiver process. There are two frames: request/response frame (TABLE 2) and data frame (TABLE 3) . The request/response type code, such as: 0x0100: request for establishing the connection； 0x0200: response for establishing the connection； 0x0300: the correct response of data frame； 0x0400: the error response of the data frame； 0x0500: request for connection termination； 0x0600: response for connection termination. This means there is one master, while the number of slaves is only limited by the number of chip selects.
A SPI device can be a simple shift register up to an independent subsystem. The basic principle of a shift register is always present. Command codes as well as data values are serially transferred, pumped into a shift register and are then internally available for parallel processing. Here we already see an important point, that must be considered in the philosophy of SPI bus systems: The length of the shift registers is not fixed, but can differ from device to device. Normally the shift registers are 8Bit or integral multiples of it. Of course there also exist shift registers with an odd number of bits. For example two cascaded 9Bit EEPROMs can store 18Bit data. If a SPI device is not selected, its data output goes into a high-impedance state, so that it does not interfere with the currently activated devices. When cascading several SPI devices, they are treated as one slave and therefore connected to the same chip select [5] . In figure  4 the cascaded devices are evidently looked at as one larger device and receive therefore the same chip select. The data output of the preceding device is tied to the data input of the next, thus forming a wider shift register. Based on the characteristics of SPI technology, we proposed the solution such as figure 5 the algorithm flow of writing SPI and figure 6 the algorithm flow of reading SPI. 
C. Address code information compression and treatment technology
The name of communication terminal is same to the wireless communication address in the most wireless application system, which bring some convenience for design and application of this system. The maximum address length of the wireless transceiver chip nRF905 is 32 bit, that is four byte length, which only storage the two Chinese ASCII code value. So the technology of address code compression was proposed to solve this problem.
D. Timer application and error retransmission
In process of communication, because of the disturbance of link or the other factors, the receiver can not receive the data frame from the sender, or the data frame is not correct, at this time, the receiver will not return any confirmation frame, if the sender does not send the next frame until the confirmation frame from the receiver, then it will wait forever, or the receiver can not process the error information from the sender, which leads to the deadlock phenomena. A timeout timer is initiated after the sender or the receiver finishes a data frame to solve this problem. The sender needs to retransfer the last data frame when the sender can not receive response message within the retransfer time tout setting in timeout timer. Obviously, it is very important to choose the tout. If tout is too short, the sender retransfers the data frame under normal condition. Conversely, the sender wastes much time. Generally, tout is slightly larger the average time between the sender sending data frame and receiving the confirmation frame.
Based on the above the situation, the retransmission mechanism is applied in designing serial incept, wireless receiving and sub unit unpacking module waiting for the information terminal returning messages.
E. the whole realizing module
Whether the function of system can realize and stay stable depends on the rational programming of the software. After various considerations and assumptions, we design the software as the module that is presented in Figure 7 , so as to make the system achieve better efficacy and adaptability. Figure 8 is demonstrating the software flowchart of the Control Centre (host), while Figure 9 is information terminals (terminal). We will focus on some critical part of the module. On one terminal, data was sent through serial port testing auxiliary tool "serial port assistant V2.2", on the other terminal, returning data is monitored. Data is sent through PC's serial port A, RS232 port, then data buffer and finally wireless transceiver module successively. However, the process of data receiving was SPI serial, data buffer, then RS232 port, finally PC. In t In this paper, a low-powered and high-performance wireless data communication system were designed with the principle of transceiver nRF905 and 51 series of single-chip computer as the core hardware. An available solution to the wireless data communications was put forward, and this solution was good at stronger real-time response, higher reliability requirement and smaller data amount, which is widely applied various fields such as data communications, environmental monitoring and security Guard System. We believe that integrated and intelligent Communication Protocol are realized after software design is refined and improved further.
he testing process, digital oscilloscope was also used to monitor the data transfer of communication node A , node B , RS232 port and SPI port. In the following section, information from MOSI/SCK and MISO/SCK was analyzed to verify the system's Correctness.
As a waveform of wireless sending data, figure 11 demonstrate some relations among efficient data, address information and synchronous clock in wireless sending process. Because the receiver address must be designated by the transmit terminal, 4 byte address require to be sent after sending packet. Figure 11 . Relation diagram of efficient data, address information and synchronous clock in wireless sending After the address was confirmed, the wireless receiver began to pick up and send out the effective data, distilled address information. The relationship between effective data to be received and synchronous clock was showed in figure 12 Figure12. Relation diagram of efficient data and synchronous clock in wireless receiving
In figure 13 , some relationship between the data packet to be sent and to be received is demonstrated. They distribute in well-proportioned pectinate interval, which make the frame synchronization, avoid packet to be lost and wrong as possible, which means the most balanced and stable situation for the wireless data transceiver. In the stability test, we have run the uninterrupted random transceiver experiment on system for one week, dead computer, packet loss and packet wrong have never happened. In Bit error rate test, implement with the perfect verification and error retransmission rules, the result is encouraged in the stability and reliability test for one week.
Under the maximal operation loading, we can calculate some data sensed by oscillographs: rate=effective data/transmission time, the outcome of tested wireless transmission rate is 16kbps, specific conclusion as follow TABLE 4.
Ⅵ.CONCLUSION
In this paper, a low-powered and high-performance wireless data communication system were designed with the principle of transceiver nRF905 and 51 series of single-chip computer as the core hardware. An available solution to the wireless data communications was put forward, and this solution was good at stronger real-time response, higher reliability requirement and smaller data amount, which is widely applied various fields such as data communications, environmental monitoring and security Guard System. We believe that integrated and intelligent Communication Protocols are realized after software design is refined and improved further.
